Skip to content
Toggle sidebar
Pricing
Log in
Sign up free
Loading…
Home
Subjects
Past papers
Key terms
Pricing
My courses
Select your courses
Loading…
Loading…
Von Neumann Architecture and the Fetch-Decode-Execute Cycle — Edexcel GCSE Computer Science 1CP2
Home
More
Computer Science
Edexcel GCSE Computer Science
Computers
Hardware
Von Neumann Architecture and the Fetch-Decode-Execute Cycle
Edexcel GCSE Computer Science · 1CP2
Von Neumann Architecture and the Fetch-Decode-Execute Cycle
What you need to know
Understand the von Neumann stored-program concept and the roles of main memory, the CPU, the clock, and buses within the fetch-decode-execute cycle.
Revision notes
1
Von Neumann Architecture and the Fetch-Decode-Execute Cycle
12 key terms
Practise with past papers
Key terms & definitions
Previous section: Data
Data Compression Methods
Next subtopic
Secondary Storage
